

micro and nanoelectronics
microsystem
ambient intelligence
image chain
biology and health



2007

Explicit Short Channel Compact Model of Independent Double Gate MOSFET

M. Reyboz, O. Rozeau, T. Poiroux,
P. Martin, M. Cavelier and J. Jomaah

leti

MINATEC

cea





OUTLINE



leti

MINATEC

2007



I Introduction

II Physical & Mathematical Difficulties of Compact Modeling of IDG MOSFET

III Threshold Voltage-Based Compact Model

IV Introduction in Verilog-A and Results

V Conclusion & Prospects



INTRODUCTION

General Context



leti


MINATEC

2007



NEW DEVICES

classical CMOS technologies +
forecast of the ITRS Roadmap = ?
New devices appear: GAA,
FinFET, SON & planar DG MOSFET



- ✓ **Excellent electrostatic control** thanks to a better coupling between gate & channel (mainly for SG MOS) → better I_{on}/I_{off} ratio
- ✓ **Almost twice more I_{on} current** than a classical MOSFET with one gate
- ✓ **More flexibility** thanks the second gate which can be independently driven for an IDG MOSFET
- ✓ **Undoped film** → no more doping fluctuation in the channel

MODEL

To take advantage of this new device, designers need a model, particularly a compact model to design new circuits

© CEA 2007. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti


MINATEC

2007

INTRODUCTION


Different Kinds of DG MOSFET

T_{si} : 10nm
 T_{ox1} & T_{ox2} : 1.2nm
 L : 10nm to 1 μ m



IDG MOSFET

M.Vinet *et al*, SSDM 2004



IDG MOSFET: gates are independently driven

ADG MOSFET:

- different gate oxide thicknesses
- and/or different gate functions



© CEA 2007. Tous droits réservés.
 Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
 All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



OUTLINE



leti

MINATEC

2007



I Introduction

II Physical & Mathematical Difficulties of Compact Modeling of IDG MOSFET

III Threshold Voltage-Based Compact Model

IV Introduction in Verilog-A and Results

V Conclusion & Prospects



PHYSICAL & MATHEMATICAL DIFFICULTIES

Basic Equations of an IDG MOSFET



Drain current

$$I_{ds} = \mu \frac{W}{L} \int_{V_s}^{V_d} Q_{inv} d\phi_{imref}$$

Gauss theorem

$$Q_{inv} = \epsilon_{si} (E_{s1} - E_{s2})$$

Boundary conditions

$$E_{s1} = \frac{C_{ox}}{\epsilon_{si}} (V_{g1} - \psi_{s1})$$

$$E_{s2} = - \frac{C_{ox}}{\epsilon_{si}} (V_{g2} - \psi_{s2})$$

Poisson equation & its first integration

$$\frac{d^2 \psi}{dx^2} = \frac{q \cdot n}{\epsilon_{si}}$$

$$E_{s1}^2 - E_{s2}^2 = \frac{2 \cdot q \cdot u_t \cdot n_i}{\epsilon_{si}} \left[\exp \left(\frac{\psi_{s1} - \phi_{imref}}{u_t} \right) - \exp \left(\frac{\psi_{s2} - \phi_{imref}}{u_t} \right) \right]$$


➔ To physically derive I_{ds} , surface potentials ψ_{s1} & ψ_{s2} should be known



PHYSICAL & MATHEMATICAL DIFFICULTIES

Mathematical Difficulties

ASYMETRICAL or INDEPENDENT GATE DEVICES
not always a minimum of potential in the silicon film: 2 CASES
should be distinguished



Band Diagrams

First difficulty

Two cases should be defined

Second difficulty

There is no exact solution of ψ_{s1} & ψ_{s2}

Numerical resolution in the model code

4 unknown parameters: $\psi_{s1Source}$,
 $\psi_{s1Drain}$ & $\psi_{s2Source}$, $\psi_{s2Drain}$

To make physical assumptions

→ Simplifications Poisson equation

leti

MINATEC

2007





OUTLINE



leti

MINATEC

2007



I Introduction

II Physical & Mathematical Difficulties of Compact Modeling of IDG MOSFET

III Threshold Voltage-Based Compact Model

IV Introduction in Verilog-A and Results

V Conclusion & Prospects



THRESHOLD VOLTAGE BASED COMPACT MODEL

Long Channel Model




PRINCIPLE

$$Q_{inv} = Q_{inv1} + Q_{inv2}$$

$$Q_{invi}^{WI}(x) = -q \cdot N_i \cdot u_t \cdot \exp\left(\frac{V_{gi} - V_{thi} - n_i \cdot \phi_{imref}}{n_i \cdot u_t}\right) \quad i = 1 \text{ or } 2$$

$$Q_{invi}^{SI}(x) = -C_{oxi} \cdot (V_{gi} - V_{thi} - n_i \cdot \phi_{imref}(x))$$

q is the electronic charge, N_i intrinsic concentration of carriers, u_t is the thermal voltage Φ_{imref} the quasi level of Fermi of electrons in the channel, V_{gi} are the front and the back voltages and C_{oxi} the front and the back gate oxides.



We know how to link the following equations

Now, n_i (coupling factor) and V_{thi} (threshold voltage) should be expressed analytically and explicitly



leti

MINATEC

2007






THRESHOLD VOLTAGE BASED COMPACT MODEL

Long Channel Model

1/ n_i expressions, the coupling factors

Physical assumption in weak inversion at both interfaces: Transverse electrical field is uniform because the channel is undoped



$$\psi_{s1} = \left(1 - \frac{C_{si} C_{ox2}}{C_{si} C_{ox1} + C_{ox1} C_{ox2} + C_{si} C_{ox2}} \right) V_{g1} + \frac{C_{si} C_{ox2}}{C_{si} C_{ox1} + C_{ox1} C_{ox2} + C_{si} C_{ox2}} V_{g2}$$



$$\psi_{s1} = \frac{1}{n_1} V_{g1} + \frac{n_1 - 1}{n_1} V_{g2}$$

2/ V_{thi} expressions, the threshold voltages

- Both interfaces are in weak inversion, inversion charges Q_{inv1} & Q_{inv2} are analytically expressed as:

example

$$Q_{inv1} = -q \cdot N_i \frac{T_{Si}}{2} u_t \exp\left(\frac{\psi_{s1} - \phi_{imref}}{u_t}\right) \frac{\tanh\left[\frac{C_{eq} V_{g2} - V_{g1}}{C_{Si} 2u_t}\right]}{\frac{C_{eq} V_{g2} - V_{g1}}{C_{Si} 2u_t}}$$

- These expressions are identified with:

$$Q_{inv1}^{WI}(x) = -q \cdot N_i \cdot u_t \cdot \exp\left(\frac{V_{g1} - V_{thi} - n_i \cdot \phi_{imref}}{n_i \cdot u_t}\right)$$

© CEA 2007. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA





THRESHOLD VOLTAGE BASED COMPACT MODEL

Long Channel Model


2/ V_{thi} expressions, the threshold voltages

$$V_{th1} = n_1 u_t \ln \left[\frac{2n_1 C_{ox1} u_t}{q \cdot N_i T_{Si}} \right] - (n_1 - 1) V_{g2} - n_1 u_t \ln \left(\frac{\tanh \left[\frac{C_{eq}}{C_{Si}} \frac{V_{g2} - V_{g1}}{2u_t} \right]}{\frac{C_{eq}}{C_{Si}} \frac{V_{g2} - V_{g1}}{2u_t}} \right)$$

$$V_{th2} = n_2 u_t \ln \left[\frac{2n_2 C_{ox2} u_t}{q \cdot N_i T_{Si}} \right] - (n_2 - 1) V_{g1} - n_2 u_t \ln \left(\frac{\tanh \left[\frac{C_{eq}}{C_{Si}} \frac{V_{g2} - V_{g1}}{2u_t} \right]}{\frac{C_{eq}}{C_{Si}} \frac{V_{g2} - V_{g1}}{2u_t}} \right)$$

3/ Strong inversion description

- We enlarge when both interfaces are at threshold $\rightarrow V_{thi,lim}$ is defined



© CEA 2007. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA. All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA.





THRESHOLD VOLTAGE BASED COMPACT MODEL

Long Channel Model

3/ Strong inversion description

- We add a correction factor to model the non total screening of the channel by the inversion charge

ϵ_i represents the dependence of a strong inverted interface versus its gate voltage



$$Q_{invi}^{SI}(x) = -C_{oxi} (V_{gi} - V_{thi} - n_i \cdot \phi_{imref}(x)) (1 - \epsilon_i(x))$$

Q_{invi} expressions, boundary conditions & the fact that the weak inversion charge can be neglected, we get an explicit ϵ_i

4/ Drain current expressions

$$I_{dsi} = -\frac{W}{L} \mu \int_0^{V_{ds}} Q_{invi}(\phi_{imref}) \cdot d\phi_{imref}$$

$$I_{ds} = I_{ds1} + I_{ds2}$$

We have a unified expression of the drain current



leti

MINATEC

2007





THRESHOLD VOLTAGE BASED COMPACT MODEL

Short Channel Model

Valid in weak inversion!

evanescent analysis mode is used to get expressions of the electrical potentials in the silicon film



$$\psi(x, y) = \psi_{1D}(x) + \Delta\psi(x, y) \quad *$$

Correction factor: $\Delta\psi(x, y) = \frac{b_1 \operatorname{sh}\left(\frac{\pi}{\lambda_1}(L-y)\right) + c_1 \operatorname{sh}\left(\frac{\pi}{\lambda_1}y\right)}{\operatorname{sh}\left(\frac{\pi}{\lambda_1}L\right)} \cos\left(\frac{\pi}{\lambda_1}x\right) \quad *$

A To explicitly calculate the drain current, we assume that for the correction factor, the current is dominant in x_{max} & y_{min}



Explicit expressions

$$I_{ds} = -\mu \frac{W}{L} q n_i T_{si} u_t^2 \frac{\exp\left(\frac{\psi_{s1}}{u_t}\right) - \exp\left(\frac{\psi_{s2}}{u_t}\right)}{(\psi_{s1} - \psi_{s2})} \exp\left(\frac{\Delta\psi(x_{max}, y_{min})}{u_t}\right) \left(\exp\left(-\frac{V_{ds}}{u_t}\right) - 1\right)$$

* X. Liang and Y. Taur,
 "A 2-D analytical solution
 for SCEs in DG MOSFETs",
 IEEE TED, vol.51, n°8, 2004.





THRESHOLD VOLTAGE BASED COMPACT MODEL

Short Channel Model

Compact Modeling

The drain current is written as the sum of a front & a back drain current


$$I_{dsi} = -\mu \frac{W}{L} n_i c_{oxi} u_t^2 \left(e^{\left(\frac{V_{ds}}{u_t} \right)} - 1 \right) e^{\left(\frac{V_{gi} - V_{thi}}{n_i u_t} \right)} e^{\left(\frac{\Delta\psi(x_{max}, y_{min})}{u_t} \right)}$$

We want to write it as:

$$I_{dsi} = -\mu \frac{W}{L} n_i c_{oxi} u_t^2 \left(e^{\left(\frac{V_{ds}}{u_t} \right)} - 1 \right) e^{\left(\frac{V_{gi} - V_{thi,sce}}{n_{i,sce} u_t} \right)}$$



By identification, we get explicit expressions of $V_{thi,sce}$ and of $n_{i,sce}$



© CEA 2007. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA



leti

MINATEC

2007





OUTLINE



leti

MINATEC

2007



I Introduction

II Physical & Mathematical Difficulties of Compact Modeling of IDG MOSFET

III Threshold Voltage-Based Compact Model

IV Introduction in Verilog-A and Results

V Conclusion & Prospects



INTRODUCTION IN VERILOG-A

Unification of the different operating modes on the drain current

Unification in V_{gi}

$$V_{offi} = \epsilon_i (V_{gi} - V_{thi})$$

$$V_{gti} = 2u_t n_i \ln \left[1 + \frac{\exp\left(\frac{V_{gi} - V_{thi} - V_{offi}}{2u_t n_i}\right)}{1 + 2 \exp\left(-\frac{V_{gi} - V_{thi}}{2u_t n_i}\right)} \right]$$

Weak Inversion

$$V_{gti} = u_t n_i \exp\left(\frac{V_{gi} - V_{thi} - \frac{V_{offi}}{2}}{u_t n_i}\right)$$

Strong Inversion

$$V_{gti} = V_{gi} - V_{thi} - V_{offi}$$

Unification in V_{ds}

$$V_{dseff,i} = V_{dsat,i} - \frac{1}{2} \left[V_{dsat,i} - V_{ds} - \delta + \sqrt{(V_{dsat,i} - V_{ds} - \delta)^2 + 4\delta V_{dsat,i}} \right]$$






RESULTS


Short Channel Model

$V_{ds} = 5 \text{ mV}$




$T_{ox1} = T_{ox2} = 1.2 \text{ nm}$
 $T_{si} = 10 \text{ nm}$
 $L = 30 \text{ nm}$
 $W = 1 \mu\text{m}$
 $\mu = \text{constant}$

$V_{g2} = 1.2 \text{ V}$



$V_{a2} = 0 \text{ V}$



© CEA 2007. Tous droits réservés.
 Toute réimpression ou utilisation de ce document sans l'autorisation écrite préalable du CEA
 est formellement interdite. Toute réimpression ou utilisation de l'information contenue herein
 in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA

leti

MINATEC

2007





OUTLINE



leti

MINATEC

2007



I Introduction

II Physical & Mathematical Difficulties of Compact Modeling of IDG MOSFET

III Threshold Voltage-Based Compact Model

IV Introduction in Verilog-A and Results

V Conclusion & Prospects



CONCLUSION & PROSPECTS



leti

MINATEC

2007

Our compact model takes into account independent gates

- Threshold voltage based compact model
- Explicit short channel effects
- Included effects: R_{series} , GIDL, gate leakage, mobility degradation...
- Results correspond very closely to numerical simulations

Effects to add

Quantum Effects

Ballistic Transport





leti

MINATEC

2007



THANK YOU FOR ATTENTION

© CEA 2007. Tous droits réservés.
Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA